

FIG. 1
(PRIOR ART)




FIG. 2 (PRIOR ART)

※ Two bits of addresses 5, 7 are defective, but a product is processed as nondefective




FIG. 3

Test method 1 (in the case of memory on which ECC circuit capable of N bit error correction, N+1 bit error detection is mounted)




FIG. 4




FIG. 5




FIG. 6




FIG. 7

※ Since two bits of addresses 5, 7 are defective, a product is processed as defective




FIG. 8

Test method 2 (in the case of memory on which ECC circuit capable of N bit error correction, N+1 bit error detection is mounted)




FIG. 9

